MEMORY Mobile FCRAMTM cmos

32M Bit (2 M word \times 16 bit)

Mobile Phone Application Specific Memory

MB82DP02183C-65L

CMOS 2,097,152-WORD x 16 BIT Fast Cycle Random Access Memory with Low Power SRAM Interface

■ DESCRIPTION

The Fujitsu MB82DP02183C is a CMOS Fast Cycle Random Access Memory (FCRAM*) with asynchronous Static Random Access Memory (SRAM) interface containing 33,554,432 storages accessible in a 16-bit format. MB82DP02183C is utilized using a FUJITSU advanced FCRAM core technology and improved integration in comparison to regular SRAM. This MB82DP02183C is suited for mobile applications such as Cellular Handset and PDA.

*: FCRAM is a trademark of Fujitsu Limited, Japan

■ FEATURES

- Asynchronous SRAM Interface
- Fast Access Cycle Time : taa = tce = 65 ns Max
- 8 words Page Access Capability: tPAA = 20 ns Max
- Low Voltage Operating Condition: VDD = +2.6 V to +3.5 V
- Wide Operating Temperature : T_A = -30 °C to +85 °C
- Byte Control by LB and UB
- Low Power Consumption : IDDA1 = 30 mA Max

 $I_{DDS1} = 80 \mu A Max$


• Various Power Down mode : Sleep

4M-bit Partial 8M-bit Partial

Shipping Form: Wafer/Chip, 71-ball plastic FBGA package




■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin Name	Description
A ₂₀ to A ₀	Address Input
CE1	Chip Enable 1 (Low Active)
CE2	Chip Enable 2 (High Active)
WE	Write Enable (Low Active)
ŌĒ	Output Enable (Low Active)
<u>ГВ</u>	Lower Byte Control (Low Active)
ŪB	Upper Byte Control (Low Active)
DQ ₈ to DQ ₁	Lower Byte Data Input/Output
DQ ₁₆ to DQ ₉	Upper Byte Data Input/Output
V _{DD}	Power Supply
Vss	Ground
NC	No Connection
DU	Don't Use

■ BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE

Mode	CE2	CE1	WE	ŌĒ	LB	ŪB	A20 to A0	DQ ₈ to DQ ₁	DQ ₁₆ to DQ ₉	
Standby (Deselect)	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z	
Output Disable*1			Н	Н	Х	Х	*3	High-Z	High-Z	
Output Disable (No Read)					Н	Н	Valid	High-Z	High-Z	
Read (Upper Byte)			ш	L	Н	L	Valid	High-Z	Output Valid	
Read (Lower Byte)			H	"	_	L	Н	Valid	Output Valid	High-Z
Read (Word)	Н	L			L	L	Valid	Output Valid	Output Valid	
No Write					Η	Н	Valid	Invalid	Invalid	
Write (Upper Byte)			L	H*4	Н	L	Valid	Invalid	Input Valid	
Write (Lower Byte)			_		L	Н	Valid	Input Valid	Invalid	
Write (Word)					L	L	Valid	Input Valid	Input Valid	
Power Down*2	L	Х	Х	X	Х	X	Х	High-Z	High-Z	

Notes : $L = V_{IL}$, $H = V_{IH}$, X can be either V_{IL} or V_{IH} , High-Z = High Impedance

^{*1 :} Should not be kept this logic condition longer than 1 µs.

^{*2 :} Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. Data retention depends on the selection of Power Down Program.

Refer to "■ Power Down" for the detail.

^{*3 :} Can be either V_{IL} or V_{IH} but must be valid before Read or Write.

^{*4 :} OE can be V_{IL} during Write operation if the following conditions are satisfied;

⁽¹⁾ Write pulse is initiated by CE1. See "(12) READ/WRITE Timing #1-1 (CE1 Control)" in "■ TIMING DIAGRAMS".

^{(2) &}lt;del>OE stays V_{IL} during Write cycle.

■ POWER DOWN

Power Down

The Power Down is low power idle state controlled by CE2. CE2 Low drives the device in power down mode and maintains low power idle state as long as CE2 is kept Low. CE2 High resumes the device from power down mode.

This device has 3 power down modes, Sleep, 4M-bit Partial and 8M-bit Partial. These can be programmed by series of read/write operation. Each mode has following features.

Mode	Data Retention	Retention Address
Sleep (default)	No	N/A
4M-bit Partial	4M bits	00000h to 3FFFFh
8M-bit Partial	8M bits	00000h to 7FFFFh

The default state is Sleep and it is the lowest power consumption but all data will be lost once CE2 is brought to Low for Power Down. It is not required to program to Sleep mode after power-up.

Power Down Program Sequence

The program requires total six read/write operations with unique address. Between each read/write operation requires that device be in standby mode. Following table shows the detail sequence.

Cycle #	Operation	Address	Data
1st	Read	1FFFFFh (MSB)	Read Data (RDa)
2nd	Write	1FFFFFh	RDa
3rd	Write	1FFFFFh	RDa
4th	Write	1FFFFFh	Don't care (X)
5th	Write	1FFFFFh	X
6th	Read	Address Key	Read Data (RDb)

The first cycle is to read from most significant address (MSB).

The second and third cycle are to write back the data (RDa) read by first cycle. If the second or third cycle is written into the different address, the program is cancelled and the data written by the second or third cycle is valid as a normal write operation.

The forth and fifth cycle is to write to MSB. The data of forth and fifth cycle are don't-care. If the forth or fifth cycle is written into different address, the program is also cancelled but write data may not be written as normal write operation.

The last cycle is to read from specific address key for power down mode selection.

Once this program sequence is performed from a Partial mode to other Partial mode, the write data stored in memory cell array may be lost. So, it should perform this program prior to regular read/write operation if Partial power down mode is used.

Address Key

The address key has following format.

Mode		Address						
Wode	A 20	A 19	A ₁₈ to A ₀	Hexadecimal				
Sleep (default)	1	1	1	1FFFFFh				
4M-bit Partial	1	0	1	17FFFFh				
8M-bit Partial	0	1	1	0FFFFFh				

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min	Max	Offic
Voltage of VDD Supply Relative to Vss	V _{DD}	- 0.5	+ 3.6	V
Voltage at Any Pin Relative to Vss	VIN, VOUT	- 0.5	+ 3.6	V
Short Circuit Output Current	Іоит	- 50	+ 50	mA
Storage Temperature	Тѕтс	- 55	+ 125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	\	l lni4	
Parameter	Symbol	Min	Max	Unit
Supply Voltage*1, *2	V _{DD} (31)	3.1	3.5	V
	V _{DD} (26)	2.6	3.1	V
	Vss	0	0	V
11: 1 1 1 4 \/-14 *1 *2 *3	VIH (31)	$V_{DD} \times 0.8$	$V_{DD} + 0.2 \ (\le 3.6)$	V
High Level Input Voltage *1, *2, *3	VIH (26)	$V_{DD} \times 0.8$	V _{DD} + 0.2	V
Low Level Input Voltage *1, *4	VIL	- 0.3	$V_{DD} \times 0.2$	V
Ambient Temperature	TA	- 30	+ 85	°C

^{*1 :} All voltages are referenced to Vss.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ PACKGE CAPACITANCE

 $(f = 1 \text{ MHz}, T_A = +25 ^{\circ}C)$

Parameter	Symbol	symbol Test conditions		Value			
raiametei	Syllibol	rest conditions	Min	Тур	Max 5	Unit	
Address Input Capacitance	C _{IN1}	Vin = 0 V	_	_	5	pF	
Control Input Capacitance	C _{IN2}	VIN = 0 V	_	_	5	pF	
Data Input/Output Capacitance	Cı/o	Vio = 0 V	_	_	8	pF	

^{*2 :} This device supports both $V_{DD(31)}$ and $V_{DD(26)}$ voltage ranges on identical device. V_{DD} range is divided into two ranges as $V_{DD(31)}$ and $V_{DD(26)}$ on the table due to V_{IH} varied according to V_{DD} supply voltage.

^{*3 :} Maximum DC voltage on input and I/O pins are V_{DD} + 0.2 V. During voltage transitions, inputs may overshoot to V_{DD} + 1.0 V for periods of up to 5 ns.

^{*4 :} Minimum DC voltage on input or I/O pins are -0.3 V. During voltage transitions, inputs may undershoot Vss to -1.0 V for periods of up to 5 ns.

■ ELECTRICAL CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

1. DC CHARACTERISTICS

Parameter	Symbol	Test condition		Va	lue	Unit
Parameter	Symbol	rest condition	ons	Min	Max	Unit
Input Leakage Current	lu	$V_{SS} \leq V_{IN} \leq V_{DD}$	-1.0	+1.0	μΑ	
Output Leakage Current	ILO	0 V ≤ V _{OUT} ≤ V _{DD} , Output Disable	-1.0	+1.0	μА	
Output High Voltage Level	Vон	$V_{DD} = V_{DD}$ Min, $I_{OH} = -0.5$ mA	2.4	_	V	
Output Low Voltage Level	Vol	IoL = 1 mA			0.4	V
	IDDPS	$V_{DD} = V_{DD (26)} Max,$	SLEEP		10	μΑ
VDD Power Down Current	DDP4	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $C = 2 < 0.2 \text{ V}$	4M-bit partial		40	μΑ
	IDDP8		8M-bit partial		50	μΑ
	IDDS	$V_{DD} = V_{DD (26)} \text{ Max}, V_{IN} = V_{IH} \text{ O}$ $\overline{CE}1 = CE2 = V_{IH}$	r VIL,	_	1.5	mA
V _{DD} Standby Current	IDDS1	$V_{DD} = V_{DD (26)}$ Max, $V_{IN} = V_{IH}$ or $\overline{CE1} = CE2 = V_{IH}$ $V_{DD} = V_{DD (26)}$ Max, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{DD} - 0.2$ V $\overline{CE1} = CE2 \ge V_{DD} - 0.2$ V	V,	_	80	μА
V _{DD} Active Current	IDDA1	V _{DD} = V _{DD (26)} Max, V _{IN} = V _{IH} or V _{IL} ,	trc/twc = Min	_	30	mA
Active Current	IDDA2	$\overline{\text{CE}}$ 1 = V _{IL} and CE2 = V _{IH} , I _{OUT} = 0 mA	trc/twc = 1 μs	_	3	mA
V _{DD} Page Read Current	I DDA3	$\frac{V_{DD} = V_{DD \; (26)} \; Max, \; V_{IN} = V_{IH} \; o}{CE1} = V_{IL} \; and \; CE2 = V_{IH}, \\ I_{OUT} = 0 \; mA, \; t_{PRC} = Min$	r V∟,	_	10	mA

Notes: • All voltages are referenced to Vss.

- IDD depends on the output termination, load conditions, and AC characteristics.
- After power on, initialization following POWER-UP timing is required. DC characteristics are guaranteed after the initialization.

2. AC CHARACTERISTICS

(1) READ OPERATION

Parameter	Symbol	Va	alue	Unit	Notes	
Faranieter	Symbol	Min	Max	Offic	Notes	
Read Cycle Time	trc	65	1000	ns	*1, *2	
CE1 Access Time	tce	_	65	ns	*3	
OE Access Time	toe	_	40	ns	*3	
Address Access Time	t AA	_	65	ns	*3, *5	
LB, UB Access Time	t BA	_	30	ns	*3	
Page Address Access Time	t PAA	_	20	ns	*3, *6	
Page Read Cycle Time	t PRC	20	1000	ns	*1, *6, *7	
Output Data Hold Time	tон	5	_	ns	*3	
CE1 Low to Output Low-Z	tclz	5	_	ns	*4	
OE Low to Output Low-Z	tolz	0	_	ns	*4	
LB, UB Low to Output Low-Z	t BLZ	0	_	ns	*4	
CE1 High to Output High-Z	t cHz	_	20	ns	*3	
OE High to Output High-Z	tонz	_	15	ns	*3	
LB, UB High to Output High-Z	t внz	_	20	ns	*3	
Address Setup Time to CE1 Low	tasc	-5	_	ns		
Address Setup Time to OE Low	taso	10	_	ns		
Address Invalid Time	tax	_	10	ns	*5, *8	
Address Hold Time from CE1 High	t CHAH	-6	_	ns	*9	
Address Hold Time from OE High	tонан	-6	_	ns		
WE High to OE Low Time for Read	twhol	12	1000	ns	*10	
CE1 High Pulse Width	t cp	12		ns		

^{*1 :} Maximum value is applicable if $\overline{CE}1$ is kept at Low without change of address input of A₂₀ to A₃.

^{*2 :} Address should not be changed within minimum trc.

^{*3 :} The output load 50 pF.

^{*4 :} The output load 5 pF.

^{*5 :} Applicable to A_{20} to A_3 when $\overline{CE}1$ is kept at Low.

^{*6 :} Applicable only to A2, A1 and A0 when $\overline{CE}1$ is kept at Low for the page address access.

^{*7 :} In case Page Read Cycle is continued with keeping $\overline{\text{CE}}1$ stays Low, $\overline{\text{CE}}1$ must be brought to High within 4 μ s. In other words, Page Read Cycle must be closed within 4 μ s.

^{*8 :} Applicable when at least two of address inputs among applicable are switched from previous state.

^{*9 :} trc(Min) and trrc(Min) must be satisfied.

^{*10 :} If actual value of twhol is shorter than specified minimum values, the actual table of following Read may become longer by the amount of subtracting actual value from specified minimum value.

(2) WRITE OPERATION

Parameter	Symbol	Va	lue	Unit	Notes
Farameter	Symbol	Min	Max	Offic	Notes
Write Cycle Time	twc	65	1000	ns	*1, *2
Address Setup Time	t as	0	_	ns	*3
CE1 Write Pulse Width	tcw	40	_	ns	*3
WE Write Pulse Width	twp	40		ns	*3
LB, UB Write Pulse Width	t _{BW}	40	_	ns	*3
LB, UB Byte Mask Setup Time	t BS	- 5	_	ns	*4
LB, UB Byte Mask Hold Time	t вн	- 5		ns	*5
Write Recovery Time	twr	0	_	ns	*6
CE1 High Pulse Width	t cp	12	_	ns	
WE High Pulse Width	t whp	12	1000	ns	
LB, UB High Pulse Width	t внр	12	1000	ns	
Data Setup Time	t DS	12	_	ns	
Data Hold Time	t DH	0	_	ns	
OE High to CE1 Low Setup Time for Write	toncl	-5	_	ns	*7
OE High to Address Setup Time for Write	toes	0	_	ns	*8
LB and UB Write Pulse Overlap	t BWO	30		ns	

^{*1:} Maximum value is applicable if $\overline{CE}1$ is kept at Low without any address change.

- *6: Write recovery is defined from Low to High transition of $\overline{CE}1$, \overline{WE} , \overline{LB} or \overline{UB} , whichever occurs first.
- *7: If \overline{OE} is Low after minimum toHCL, read cycle is initiated. In other word, \overline{OE} must be brought to High within 5 ns after $\overline{CE}1$ is brought to Low.
- *8 : If \overline{OE} is Low after new address input, read cycle is initiated. In other word, \overline{OE} must be brought to High at the same time or before new address valid.

^{*2:} Minimum value must be equal or greater than the sum of write pulse (tcw, twp or tbw) and write recovery time (twr).

^{*3:} Write pulse is defined from High to Low transition of $\overline{CE}1$, \overline{WE} , \overline{LB} or \overline{UB} , whichever occurs last.

^{*4 :} Applicable for byte mask only. Byte mask setup time is defined to the High to Low transition of $\overline{\text{CE}}1$ or $\overline{\text{WE}}$ whichever occurs last.

^{*5 :} Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of $\overline{\text{CE}}1$ or $\overline{\text{WE}}$ whichever occurs first.

(3) POWER DOWN PARAMETERS

Parameter	Symbol	Va	lue	Unit	Note
Parameter	Symbol	Min	Max	Unit	
CE2 Low Setup Time for Power Down Entry	tcsp	10		ns	
CE2 Low Hold Time after Power Down Entry	t _{C2LP}	65		ns	
CE1 High Hold Time following CE2 High after Power Down Exit [Sleep mode only]	tснн	300	_	μs	*1
CE1 High Hold Time following CE2 High after Power Down Exit [not in Sleep mode]	tсннр	1	_	μs	*2
CE1 High Setup Time following CE2 High after Power Down Exit	tchs	0	_	ns	*1

^{*1 :} Applicable also to power-up.


(4) OTHER TIMING PARAMETERS

Parameter	Symbol	Value		Unit	Note
Farameter		Min	Max	Unit	Note
CE1 High to OE Invalid Time for Standby Entry	tснох	10	_	ns	
CE1 High to WE Invalid Time for Standby Entry	t chwx	10	_	ns	*1
CE2 Low Hold Time after Power-up	t _{C2LH}	50	_	μs	
CE1 High Hold Time following CE2 High after Power-up	tснн	300	_	μs	
Input Transition Time	tτ	1	25	ns	*2

^{*1:} Some data might be written into any address location if tcHwx(Min) is not satisfied.

(5) AC TEST CONDITIONS

Description	Symbol	Test Setup	Value	Unit	Note
Input High Level	ViH	_	$V_{DD} \times 0.8$	V	
Input Low Level	VIL	_	$V_{DD} \times 0.2$	V	
Input Timing Measurement Level	Vref	_	$V_{DD} \times 0.5$	V	
Input Transition Time	tτ	Between V _I L and V _I H	5	ns	




^{*2 :} Applicable when 4M-bit and 8M-bit Partial mode is programmed.


^{*2 :} The Input Transition Time (t₁) at AC testing is 5 ns as shown in below. If actual t₁ is longer than 5 ns, it may violate AC specification of some timing parameters.

■ TIMING DIAGRAMS

(1) READ Timing #1 (Basic Timing)




(2) READ Timing #2 (OE & Address Access) tRC tax tRC Address Address Valid Address Valid tонан tAA **t**AA CE1 Low taso toe ŌĒ LB, UB tonz tон ton tolz DQ (Output) Valid Data Output Valid Data Output Note : This timing diagram assumes CE2 = H and $\overline{\text{WE}}$ = H.





(4) READ Timing #4 (Page Address Access after CE1 Control Access) trc Address (A20 to A3) Address Valid tRC **t**PRC **t**PRC **t**PRC Address (A2 to A0) Address Valid Address Valid XX Address Valid XX Address Valid **t**PAA **t**PAA **t**PAA **t**CHAH CE1 tce tchz ŌĒ $\overline{LB}, \overline{UB}$ ton ton ton ton **→** tclz DQ (Output) Valid Data Output Valid Data Output (Normal Access) (Page Access) Note: This timing diagram assumes CE2 = H and $\overline{WE} = H$.


(5) READ Timing #5 (Random and Page Address Access) tRC tax tRC Address Address Valid Address Valid (A20 to A3) tRC **t**PRC trc **t**PRC Address Address Valid Address Valid Address Valid Address Valid (A2 to A0) taa **t**PAA tPAA **t**AA CE₁ Low taso toe ŌĒ **t**BA LB, UB ton tон tон tон tolz DQ (Output) Valid Data Output Valid Data Output (Page Access) (Normal Access) Notes: • This timing diagram assumes CE2 = H and \overline{WE} = H. • Either or both \overline{LB} and \overline{UB} must be Low when both $\overline{CE1}$ and \overline{OE} are Low.





(7) WRITE Timing #2 (WE Control)














(12) READ / WRITE Timing #1-1 (CE1 Control) twc tRC Address Write Address Read Address tCHAH tCHAH tas twR tcw tce CE₁ tcp tcp $\overline{\mathsf{WE}}$ $\overline{\text{UB}},\,\overline{\text{LB}}$ tohcl ŌĒ tchz ton tos tDH. tclz ton DQ Read Data Output Write Data Input Read Data Output Notes : • This timing diagram assumes CE2 = H. • Write address is valid from either CE1 or WE of last falling edge.











• CE1 can be tied to Low for WE and OE controlled operation.

(16) POWER-UP Timing #1




(17) POWER-UP Timing #2



Note: The tchh specifies after Vdd reaches specified minimum level and applicable both $\overline{\text{CE}}1$ and CE2. If transition time of Vdd (from 0 V to Vdd Min) is longer than 50 ms, POWER-UP Timing #1 must be applied.


(18) POWER DOWN Entry and Exit Timing



Note: This Power Down mode can be also used as a reset timing if "POWER-UP timing" above could not be satisfied and Power Down program was not performed prior to this reset.

(19) Standby Entry Timing after Read or Write CE1 WE Active (Read) Standby Active (Write) Standby Note: Both tchox and tchwx define the earliest entry timing for Standby mode.

(20) POWER DOWN PROGRAM Timing



- *1: The all address inputs must be High from Cycle #1 to #5.
- *2 : The address key must confirm the format specified in "■ POWER DOWN". If not, the operation and data are not guaranteed.
- *3: After top following Cycle #6, the Power Down Program is completed and returned to the normal operation.


■ BONDING PAD INFORMATION


Please contact local FUJITSU representative for pad layout and pad coordinate information.

■ ORDERING INFORMATION

Part Number	Shipping Form / Package	Remarks
MB82DP02183C-65LWT	Wafer	
MB82DP02183C-65LPBT	71-ball plastic FBGA (BGA-71P-M03)	

■ PACKAGE DIMENSION





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.